## What is Claimed is:

1	r. An apparatus for compensating for offset and unit of offset in an
2	amplifier, comprising:
3	an amplifier circuit having metal oxide semiconductor transistors in an
4	input stage thereof and including a node responsive to a bias to change the
5	offset of the amplifier circuit;
6	an offset digital-to-analog converter providing a first programmable
7	bias corresponding to an offset of the amplifier circuit; and
8	a drift digital-to-analog converter providing a second programmable
9	bias corresponding to a drift of the offset of the amplifier circuit;
10	the first programmable bias and the second programmable bias being
11	combined and coupled to the node.
1	<ol> <li>A method for compensating for offset and drift of offset in an amplifier</li> </ol>
2	circuit having metal oxide semiconductor transistors in an input stage thereof
3	and including a node responsive to a bias to change the offset of the amplifie
4	circuit, comprising the steps of:
5	
	providing a first programmable bias corresponding to an offset of the
6	amplifier circuit;
7	providing a second programmable bias corresponding to a drift of the
8	offset of the amplifier circuit;
9	combining the first programmable bias and the second programmable
10	bias and coupling the combined biases to the node.
1	3. An apparatus for compensating for offset and drift of offset in an
2	amplifier, comprising:
3	an amplifier circuit having metal oxide semiconductor transistors in an
4	input stage thereof and including a node responsive to a bias to change the
5	offset of the amplifier circuit;

1 2

a first programmable offset/drift generator capable of sourcing a first bias to the amplifier node compensating for a first portion of the offset and a first portion of the drift of the offset of the amplifier circuit; and

a second programmable offset/drift generator capable of sourcing a second bias to the amplifier node compensating for a second portion of the offset and a second portion of the drift of the offset of the amplifier circuit, wherein the rate of drift compensation with temperature of the second bias is different from the rate of compensation of the second bias, such that by suitable programming of the first and second programmable offset/drift generators the compensation of the offset and the offset of the drift of the amplifier circuit may be optimized.

4. A method for compensating for offset and drift of offset in an amplifier circuit having metal oxide semiconductor transistors in an input stage thereof and including a node responsive to a bias to change the offset of the amplifier circuit, comprising the steps of:

providing a first programmable bias to the amplifier node compensating for a first portion of the offset and a first portion of the drift of the offset of the amplifier circuit; and

providing a second programmable bias to the amplifier node compensating for a second portion of the offset and a second portion of the drift of the offset of the amplifier circuit; and

controlling the rate of drift compensation with temperature of the first bias and the second bias such that the second bias is different from the rate of compensation of the second bias and the compensation of the offset and the offset of the drift of the amplifier circuit is optimized.

5. A method for compensating for offset and drift of offset in an amplifier circuit having metal oxide semiconductor transistors in an input stage thereof

J	and including a node responsive to a bias to change the offset of the amplifie
4	circuit, comprising the steps of:
5	measuring a first offset error at a first temperature;
6	storing the first offset error in a first memory;
7	measuring a second offset error at a second temperature;
8	storing the second offset error in the first memory;
9	computing drift and offset at the first temperature, based on the first
10	offset error;
11	computing an offset compensation code;
12	storing the offset compensation code in a second, non-volatile
13	memory;
14	computing an offset drift compensation code;
15	storing the offset drift compensation code in the second memory; and
16	upon activation of the amplifier circuit:
17	retrieving the offset compensation code and the offset drift
18	compensation code;
19	responsive to the retrieved offset compensation code, providing a first
20	programmable bias corresponding to an offset of the amplifier circuit;
21	responsive to the retrieved offset drift compensation code, providing a
22	second programmable bias corresponding to a drift of the offset of the
23	amplifier circuit;
24	combining the first programmable bias and the second programmable
25	bias and coupling the combined biases to the node.